龚泯宇,郭世旭,田皓文.基于 FPGA 的多波束声纳发射机与
接收机模块化设计[J].电子测量与仪器学报,2022,36(1):141-148 |
基于 FPGA 的多波束声纳发射机与
接收机模块化设计 |
Modular design of multibeam sonar transmitter and receiver based on FPGA |
|
DOI: |
中文关键词: 多波束声纳 脉冲发射 多通道采集 模块化设计 FPGA 千兆以太网 |
英文关键词:multibeam sonar pulsed emission multi-channel acquisition modular design FPGA gigabit ethernet |
基金项目:国家自然科学基金青年基金(11904346)、浙江省自然基金青年基金(LQ19A040004)项目资助 |
|
|
摘要点击次数: 966 |
全文下载次数: 1190 |
中文摘要: |
为了满足多波束声纳系统中高声源级发射与多通道低噪声采集的需求,同时为了提高发射机与接收机的可扩展性,提
出了一种高压脉冲发射模块以及一种多通道 TVG(time variation of gain)采集模块的设计方法,并且采用 FPGA 作为逻辑控制芯
片,在 FPGA 内规划了发射模块与采集模块的触发时序。 根据千兆以太网的传输带宽,设计了 IP 报文的数据格式,分析了数据
传输路径,实现了实时数据采集。 实验测试表明,在 100 kHz 工作频率下时,发射模块的声源级达到了 200 dB,采集模块的本底
噪声小于 4 μVrms,幅度一致性偏差为-6. 94 dB,相位一致性偏差为 0. 25°。 |
英文摘要: |
In order to meet the requirements of high acoustic source level emission and multi-channel low noise acquisition in multibeam
sonar system, and to improve the scalability of transmitter and receiver, this paper introduces the design method of a high voltage pulse
transmitter module and a multi-channel data acquisition module with TVG function, and uses FPGA as the logic control chip to plan the
trigger timing sequence of the transmitter module and the acquisition module. According to the transmission bandwidth of Gigabit
Ethernet, the data format of IP packet is designed, the data transmission path is analyzed, and the real-time data acquisition is realized.
The experimental test shows that at the operating frequency of 100 kHz, the sound source level of the transmitter module reaches 200 dB,
the background noise of the acquisition module is less than 4 μVrms, the amplitude consistency deviation is -6. 94 dB, and the phase
consistency deviation is 0. 25°. |
查看全文 查看/发表评论 下载PDF阅读器 |
|
|
|